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Abstract: In recent years, the convolutional neural network (CNN) has found wide acceptance in solving practical
computer vision and image recognition problems. Also recently, due to its exibility, faster development time, and
energy eciency, the eld-programmable gate array (FPGA) has become an attractive solution to exploit the inherent
parallelism in the feedforward process of the CNN. However, to meet the demands for high accuracy of today's practical
recognition applications that typically have massive datasets, the sizes of CNNs have to be larger and deeper. Enlargement
of the CNN aggravates the problem of o-chip memory bottleneck in the FPGA platform since there is not enough space
to save large datasets on-chip. In this work, we propose a memory system architecture that best matches the o-chip
memory trac with the optimum throughput of the computation engine, while it operates at the maximum allowable
frequency. With the help of an extended version of the Rooine model proposed in this work, we can estimate memory
bandwidth utilization of the system at dierent operating frequencies since the proposed model considers operating
frequency in addition to bandwidth utilization and throughput. In order to nd the optimal solution that has the best
energy eciency, we make a trade-o between energy eciency and computational throughput. This solution saves
18% of energy utilization with the trade-o having less than 2% reduction in throughput performance. We also propose
to use a race-to-halt strategy to further improve the energy eciency of the designed CNN accelerator. Experimental
results show that our CNN accelerator can achieve a peak performance of 52.11 GFLOPS and energy eciency of 10.02
GFLOPS/W on a ZYNQ ZC706 FPGA board running at 250 MHz, which outperforms most previous approaches.
Key words: Convolutional neural network, eld-programmable gate array, energy eciency, Rooine model, race-to-halt
strategy.
1. Introduction
A convolutional neural network (CNN) is a neural network variant that provides one of the most accurate
approaches in the pattern recognition area [1]. Its ability to learn by mimicking the behavior of the brain's
visual cortex makes it ideal for handling nonlinear problems. It has been applied in numerous applications such
as monitoring and surveillance, autonomous robot vision, and smart camera technologies [2{5].
Since inherent parallelism in the CNN cannot be fully exploited with the conventional CPU, many
researchers have proposed CNN accelerators for implementation in the eld-programmable gate array (FPGA),
graphics processing unit (GPU) [6], and application-specic integrated circuit (ASIC) [7]. Recently, the FPGA
has been shown to be an alternative solution to accelerate CNN classication since it can exploit its inherent
Correspondence: omid.ayat@fkegraduate.utm.my
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parallelism. However, the increment in the size of datasets and the model complexity of the CNN required
to meet the ever-growing demands of today's practical applications makes on-chip memory inadequate to hold
this large amount of data. This means that the problem of o-chip memory bottleneck has to be critically
considered in the design of high-performance recongurable accelerators.
For an accelerator to achieve the maximum throughput possible, it needs to run at its maximum allowable
frequency. However, when operating at higher clock rates, the issue of memory bottleneck arises. The challenge
here is to match the memory trac with the optimal throughput of the computation engine while operating at
its highest permitted frequency.
As opposed to the ASIC platform, the FPGA has the advantage of recongurability and fast development
time. In addition, studies have shown that FPGA accelerators can provide better energy utilization than CPUs
and GPUs [8]. Therefore, it is very important to study the power and energy usage of FPGA accelerators,
especially when implementing a computationally intensive and consequently power-hungry algorithm like a
CNN, targeted for power-constrained embedded devices.
Previous methods for power saving in embedded systems primarily concentrated on dynamic power loss,
whereas static energy dissipation was overlooked. In the meantime, the static power has grown drastically with
the decrease in the size of transistor technology [9]. In this work, energy eciency is optimized by applying the
race-to-halt (RTH) mechanism proposed in [10] that reduces static power consumption.
In parallel processing platforms (FPGA and GPU), computational throughput is directly proportional
to energy eciency [11]. In the FPGA platform, on the other hand, increasing both the degree of parallelism
and operating frequency in order to achieve higher throughput results in higher power consumption as well [8].
Therefore, there is also potentially a negative impact on the energy eciency of the design when increasing the
throughput. Consequently, it is quite a challenging task to nd the best degree of parallelism in the design of
an FPGA accelerator.
The main contributions of this research are as follows. First, we propose an extended version of the
Rooine model that, in addition to bandwidth utilization and throughput, also takes into consideration the
operating frequency of the computation engine. We use this extended rooine model to estimate the memory
bandwidth utilization and throughput of the system at dierent operating frequencies. An ecient memory
hierarchy architecture is also designed that can provide a data rate equal to the accelerator's maximum
throughput while it runs at its maximum allowable frequency. This operating frequency is signicantly higher
than the operating frequencies reported in literature. Secondly, the best trade-o between energy eciency
and throughput is found by exploring the degrees of parallelism via board-level emulation. The RTH strategy
is applied to enhance the energy utilization in the CNN accelerator. Finally, benchmarking results show that
the proposed design, in terms of energy eciency, outperforms most previous works while maintaining high
computation throughput.
The remainder of this paper is organized as follows: Section 2 outlines related works and introduces the
background information. The proposed models are presented in Section 3. Sections 4 and 5 are devoted to
the system development. Experimental results are analyzed in Section 6. Section 7 compares the results with
previous works and Section 8 draws conclusions.
2. Literature review
2.1. Previous related work
Most previous work on CNN accelerators mainly focused on computation engine optimization without consid-
ering the memory bandwidth limitation eect on the engine throughput [2,3]. The work by Peemen et al. [12],
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however, took the opposite approach and optimized just the memory bandwidth. Hence, these accelerators are
therefore either communication- or computation-bounded. This problem was solved by Zhang et al. [13], where
they used the Rooine analytical model proposed in [14] to match the memory bandwidth with the computation
throughput. The work by Zhang et al. can be further improved since they underutilized the available bandwidth
| using only 2.2 GB/s out of 4.5 GB/s bandwidth available | by running the computation engine at 100 MHz.
Energy eciency is also becoming more crucial, especially in the real-time recognition of objects in
power-constrained autonomous systems and robots [4]. In an eort to design a CNN hardware accelerator
that is energy-ecient, [15] proposed an FPGA cluster to accelerate each layer of the network independently.
However, drawbacks of the work are the large board-to-board communication overhead and additional energy
utilization of an extra FPGA solely used for the purpose of controlling the remaining FPGAs.
There are two well-established methods to save on energy in embedded devices, and they are dynamic
voltage and frequency scaling (DVFS) [16] and the RTH mechanism [10]. Integrated circuits are recently
equipped with a number of sleep-state features. These features are mainly based on RTH, which can be used
to optimize the energy eciency of the system. RTH enables the system to execute the task at high frequency,
hence completing it quickly and allowing the hardware to be turned o earlier [17]. DVFS, on the contrary,
decreases the operating frequency and therefore allows the circuit to operate at a lower voltage. Consequently,
DVFS minimizes dynamic energy dissipation with the sacrice of static energy loss while RTH does completely
the reverse.
2.2. The CNN algorithm
A CNN consists of two main distinct processes: learning and testing (classication). Learning depends on both
feedforward and backward paths while the testing process is only executed in the feedforward path. In real-world
applications, what is vital for end users is the speed of classication. Hence, most previous works have proposed
CNN accelerators to perform the task of testing (classication) rather than learning [15]. Figure 1 shows the
AlexNet model, a CNN architecture that won the ImageNet contest in 2012 [6]. This CNN architecture is
adopted in this work. AlexNet is composed of ve convolutional layers, three max-pooling layers, and three
fully connected layers. Since 90% of the computation time is consumed in the convolutional layers [13], in
this work, we will accelerate only the convolutional layers. Algorithm 1 given below is the algorithm of a
convolutional layer in the CNN. In this layer, to generate one pixel in each of the M output feature maps (FM),
N input feature maps are convolved with K K kernels that slide over the input feature maps.
Figure 1. Architecture of CNN in [6].
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Algorithm 1 Convolutional layer in CNN [13].
1: for ( row = 0 ; row < R ; row ++ ) f
2: for ( col = 0 ; col < C ; col ++ ) f
3: for ( to = 0 ; to < M ; to ++ ) f
4: for ( ti = 0 ; ti < N ; ti ++ ) f
5: for ( i= 0 ; i < K ; i++ ) f
6: for (j= 0 ; j < K ; j ++ ) f
7: Output FM [to] [row ] [col ] + =
8: Weights [to] [ti ] [i ] [j ] 
9: Input FM [ti ] [row +i ] [col +j ] ;
10: gggggg
2.3. Rooine model
The Rooine model as shown in Figure 2 was introduced in [14] for GPU and CPU platforms. It relates the
attainable system performance (i.e. throughput of the computation engine) to o-chip memory bandwidth (i.e.
data access rate from DRAM). Let CTC be the ratio of computation to communication, i.e. the amount of
operations per one byte of data accessed from the main (o-chip) memory, and let BW be the I/O memory
bandwidth, i.e. data access rate of the o-chip memory in bytes per second. Then the Rooine model is
formulated as follows:
Figure 2. Rooine model [14].
Attainable performance = min fComputational roof, CTC  BWg (1)
By this model, all possible legal design solutions are below the I/O bandwidth roof and the computational roof.
It is noted that the nominal data transfer rate (bandwidth) required for each solution is given by the gradient
of the line between any point (a design solution) and the origin point of the graph.
3. Proposed models
3.1. Extended Rooine model
The original Rooine model [14] was built upon the structure of a multicore system, in which the system
frequency is xed. We propose an extended version of the Rooine model by including frequency (f) in its
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formulation as a tunable parameter. This is because, unlike GPU, the operating frequency of the FPGA
accelerator can be adjusted accordingly. In the proposed model, we compute the computational roof and the
o-chip memory bandwidth roof as follows, where T is the clock period, and f (=1/T) is the operating frequency.
Computational roof (operations per second) =
Number of operations (operations)
Execution time (s)
=
Num. of operations (operations)
Cycle count  T (s) (2)
=
Num. of operations (operations)
Cycle count
 f (Hz)
Memory BW (bytes per second) =
Total bus width (bytes)
T (s)
= Total bus width (bytes)  f (Hz) (3)
Hence, the proposed extended version of the Rooine model can be formulated as given by the following equation:
Attainable performance = Min

Num. of operations
Cycle count
 f

; (CTC  Total bus width  f )

(4)
Where: f  Frequency wall
The above equations imply that changing the operating frequency alters the whole scenario in the original
model. Note that operating frequency of the design is directly proportional to the computational roof and
it also aects the required bandwidth. Hence, including f in the formulation of the original rooine model
provides the hardware designer with a better understanding of how the operating frequency impacts the
attainable throughput and memory bandwidth. Figure 3a provides a 3-dimensional (3D) view of the proposed
extended version of the Rooine model. Its dierence from the original model is the inclusion of the so-called
frequency wall. All possible legal design solutions should be placed inside this \tent-like" 3D plot bounded
by the computational roof, memory bandwidth roof, and frequency wall. From this model we can extract, for
example, the performance of two design solutions with dierent operating frequencies. Figure 3b illustrates the
2-dimensional (2D) view of this model. Point A in this gure gives our expected performance at the maximum
frequency of 250 MHz (or frequency wall), while point B shows the peak performance achieved in the work done
in [13]. Figure 3b shows that at point B the computation engine is operating at a frequency as low as 100 MHz.
This corresponds to the situation where the available bandwidth is underutilized; that is, only 2.2 GB/s out of
4.5 GB/s bandwidth available is utilized. Our extended Rooine model will be used to improve this situation
by optimizing the clock rate and consequently the memory bandwidth utilization.
3.2. Energy utilization
Previous research [11] showed that power consumption can be calculated by the following equation, where
PStatic is static power due to transistor leakage currents and PDynamic is dynamic power due to the switching
activity of load capacitance:
PTotal = PStatic + PDynamic (5)
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(a) (b)
Figure 3. Extended Rooine model: a) 3- dimensional (3D), b) 2-dimensional (2D).
Dynamic power is directly proportional to the frequency (f) and has a quadratic relation to the voltage (V )
[11]; hence, it is dened by the following equation:
PDynamic =   C  V 2  f (6)
For an FPGA, capacitance (C) is determined by the amount of logic utilized within a congured hardware. The
variable  is the toggle rate of a component and is closely associated with the layout structure. Static power is
dependent on the temperature (T ) and, unlike dynamic power, it has no correlation to the utilized FPGA area
[11].
The device energy utilization is calculated based on its power consumption during a specic time interval
as dened in Eq. (7).
Energy (J) = Power (W )  Execution time (s) = P (W )  Cycle count (cycle)
f (Hz)
(7)
Let EStatic and EDynamic be energy spent on static and dynamic power, respectively. From Eqs. (5),
(6), and (7), we can derive the equation for computing the total energy utilization in an FPGA:
ETotal = EStatic + EDynamic (8)
ETotal =
PStatic  Cycle count
f
+
PDynamic  Cycle count
f
=
PStatic  Cycle count
f
+ (  C  V 2  Cycle count) (9)
Eq. (9) implies several interesting points. The rst point is that a shorter execution time (cycle count) of a
program has more eect on energy eciency than reducing the resources (since capacitance (C) is proportional
to resource utilization). This is because a reduction in execution time can reduce both EStatic and EDynamic
while minimizing C can only improve EDynamic . That is the reason why in this work the rst step we take is
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to maximize the throughput by using as many resources as we have (maximum degree of parallelism) and then,
in the following step, we apply an energy-throughput trade-o evaluation to nd the solution with reduced
resource utilization. The second point is that we can predict that the design will have better energy eciency
at higher frequencies because the eect of static energy is less at higher frequencies.
The abovementioned points imply the benet of applying the RTH strategy for the FPGA. With RTH,
the system executes the task at high frequency, thus allowing for earlier completion in the interest of turning
o the hardware [17]. In this work, we apply the RTH strategy to improve the energy eciency of the system.
4. CNN accelerator design
Based on the discussion in previous sections, to implement an energy-ecient CNN accelerator on an FPGA that
complies with the RTH mechanism, we need to nd the best degree of parallelism and also run our system at its
maximum allowable operating frequency. To facilitate the high-frequency implementation of such a system, rst
we use the analytical model discussed in Section 3.1, which takes into account operating frequency as well as
computation and memory bandwidth limitations. Second, we apply the energy-eciency computation explained
in Section 3.2, which is based on degree of parallelism and operating frequency specied by RTH. Third, we
design a memory hierarchy infrastructure, presented in Section 5, which enables the accelerator system to access
the o-chip data at the maximum operating frequency.
Figure 4 shows the top-level functional block diagram of the proposed CNN accelerator system, which is
based on the work in [13]. Essentially the system is made up of two major components: the computation engine
and the memory hierarchy architecture. The memory hierarchy consists of on-chip buers, data transfer engines
(DTEs), and a DRAM controller. Via the Xilinx Vivado High-Level Synthesis (HLS) design suite (v2015.4), all
IPs (including HLS IPs) are integrated into one single ZYNQ ZC706 FPGA chip.
In previous works [13,18], only the convolutional layers were accelerated in the hardware. This is
because 90% of the whole computation time is consumed in these layers. In this work, we also use the same
principle. Therefore, software/hardware (SW/HW) partitioning is done as follows: the hardware only executes
the convolutional layer and the software takes care of the rest of the algorithm. The software also controls the
BUS timings and the HW interrupts. The main focus of this paper is the hardware acceleration of convolutional
layers since it is the most computationally intensive part of the CNN algorithm.
In design exploration of the proposed CNN accelerator, we identify the following optimization goals.
The rst goal is to nd the CTC ratio with the maximum degree of parallelism that will result in the highest
computation throughput, regardless of the high power consumption that these solutions may have. This is in
accordance with the RTH strategy that insists on the higher degree of parallelism to nish the algorithm earlier,
rather than using fewer resources to consume less power. Therefore, the throughput of the circuit has higher
priority over resource utilization of the design for energy eciency purposes in the FPGA. The second goal then
is to nd the most energy-ecient solution among those that have been identied in the previous step. For the
second goal, our approach is to analyze the run-time power consumption and apply frequency scaling on each
selected solution via board-level emulation of the designs.
In order to control the CTC ratio, loop tiling is used to t (i.e. cache in) a small segment of data to
on-chip memory. The CTC ratio is proportional to the unrolling factor or tile size. Algorithm 2 gives the
tiled convolutional layer in CNN [12]. Loop iterators row, col, to, and ti are tiled into loops with specic tile
sizes dened as Tm, Tn, Tr, and Tc. Unrolled loops are implemented via tree-shaped multiply-accumulator
processing elements (PEs) in the data-path unit (DU) of the computation engine, as depicted in Figure 4.
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Figure 4. Functional block diagram of CNN accelerator.
The PE is replicated Tm times, and these PEs execute in parallel with Tn inputs of input feature maps and
coecients. Optimum throughput is achieved by pipelining this data-path structure.
Given a specic tile size combination Tm, Tn, Tr, Tc, the computational performance and CTC can be
calculated. From Eq. (2), we can predict that the computational roof of our accelerator is a function of Tm,
Tn, and also the frequency, f .
Computational roof of CNN accelerator (operation per second) =
2R C M N K K
M
Tm  NTn  RTr  CTc  (Tr  TcK K)
 f = 2 Tm Tn f (10)
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Algorithm 2 Tiled convolutional layer in CNN [13].
1: O-Chip Communication (...) f
2: for ( row = 0 ; row < R ; row + = Tr ) f
3: for ( col = 0 ; col < C ; col + = Tc ) f
4: for ( to = 0 ; to < M ; to + = Tm ) f
5: for ( ti = 0 ; ti < N ; ti + = Tn ) f
6: On-Chip Computation (...) f
7: for ( i = 0 ; i < K; i++)f
8: for ( j = 0 ; j < K; j ++)f
9: for ( trr = 0 ; trr < Tr ; trr ++)f
10: for ( tcc = 0 ; tcc < Tc ; tcc ++)f
11: # pragma HLS PIPELINE
12: for ( too = 0 ; too < Tm ; too ++)f
13: # pragma HLS UNROLL
14: for ( tii = 0 ; tii < Tn ; tii ++)f
15: # pragma HLS UNROLL
16: Output FM [too] [trr] [tcc] + =
17: Weights [too] [tii] [i] [j] 
18: Input FM [tii] [trr + i] [tcc +j];
19: gggggg
20: g
21: gggg
22: g
CTC describes the computation operations per memory access. The CTC of the CNN accelerator in Algorithm
2 can be calculated by Eq. (11), where in wght; out and in; wght out are the numbers of load/unload
process and buer capacity of input/output data and coecients, correspondingly:
CTC of CNN accelerator =
Total number of operations
Total number of external data access in bytes
=
2  R  C  M  N  K  K
in  in + wght  wght + out  out
(11)
Taking into account the RTH strategy in our design space exploration, we look for design solutions that provide
maximum throughput although these solutions may consume much more power. Based on Eqs. (10) and (11),
incorporating the RTH strategy and also taking into account the resources available on our ZC706 FPGA board,
we derive the required degrees of parallelism (unrolling factors or tile sizes) to be:
Tm  Tn = 128 (12)
From the above equation, we obtain the possible solutions, labeled solution A to G as shown in Figure 5. Table
1 gives the corresponding unrolling factor for each solution. Solutions A to G are chosen such that the whole
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range of CTC ratios is covered so as to cover the complete range of all possible unrolling factors. Figure 5 shows
these solutions on the Rooine model and their expected performances.
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Figure 5. Expected performance of all possible solutions at 250 MHz.
In this work, since the critical path delay (cpd) of our PE is 4 ns (given by the Vivado timing analysis
report), the frequency wall in our extended Rooine model is set at 1/4 ns = 250 MHz since the maximum
allowable operating frequency of a design is equal to 1/cpd.
5. Proposed memory architecture
Our memory hierarchy consists of three levels, as illustrated in Figure 6. These levels are the DRAM controller,
memory subsystem (MS), and nally on-chip buers. All data for processing are rst stored in the DRAM
(external memory) due to on-chip resource limitations. Data are then cached by DTEs into on-chip buers
before being fed to PEs as shown in Figure 6. To overlap the computation time with the communication
latency of data transfer between DTEs and PEs, the double buering technique from [13] is adopted.
DTE IPs have been shown to have limited memory access in previous works. For example, the maximum
performance of these engines reported in [13] at 100 MHz is around 400 MB/s and at a frequency of 125 MHz
Figure 6. Memory hierarchy architecture.
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is less than 500 MB/s [19]. Based on Eq. (3), the required bandwidth for each 32-bit AXI interface of our
accelerator (which are input, output, and weights AXI interfaces) at its maximum frequency of 250 MHz is 1
GB/s. Therefore, we need in total 3 GB/s read and write memory bandwidth for the whole system to be able
to run at its highest permitted frequency of 250 MHz. Setting the frequency to 250 MHz and using 3 GB/s
bandwidth satises the boundaries of our extended rooine model.
To resolve the issue of limited memory access of the DTE, we use two DTE engines for each of the
three interfaces and therefore employ six engines for the whole system. Figure 6 presents the proposed memory
subsystem, which consists of a pair of DTEs that can provide the data stream at 250 MHz clock rate (equivalent
to bandwidth of 1 GB/s for 32-bit oating point data).
6. Experimental results
6.1. Computational throughput
Figure 7 shows the attained performance (computational throughput) for all possible designs running at dierent
operating frequencies on the ZYNQ board. The values are obtained from the timer module in programmable
logic (PL) and also the interrupt routines in the ARM processor. The gure indicates that designs with the
best performance are found at larger values of CTC ratio and operating at higher frequencies. The collected
results in this gure also comply with the proposed extended Rooine model as illustrated in Figure 3b. From
Figure 7 and Table 2, solution G operating at 250 MHz (frequency wall) is the design with the best throughput
achieved among all the design solutions (A to G). It should be noted that the numbers in Figure 7 represent
the overall performance of our accelerator averaged over all layers of the CNN.
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Figure 7. Achieved performance.
6.2. Energy utilization
Using solution E as an example, Table 3 reports the detailed power information of the design, showing that 39%
of total FPGA power is consumed in the PL; this suggests that saving power in PL can lead to the better overall
energy eciency of the complete accelerator system. The runtime power consumption of PL for each solution
under a dierent operating frequency is illustrated in From Figure 8. Figure 9 shows how the run-time power
in PL is measured via the power management bus (PMBus). Each experiment is repeated multiple times and
the obtained values are then averaged over the number of iterations. This is to make sure that the measured
data are accurate.
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Table 1. Possible solutions.
Tm Tn
Solution A 2 64
Solution B 4 32
Solution C 8 16
Solution D 16 8
Solution E 32 4
Solution F 64 2
Solution G 128 1
Table 2. Achieved performance for solution G running at 250 MHz.
CNN Layer Latency (ms) Throughput (GFLOPS)
Layer 1 8.97 23.5
Layer 2 7.19 62.3
Layer 3 5.04 59.4
Layer 4 3.63 61.7
Layer 5 2.54 58.8
Overall 27.36 53.1
Table 3. Power consumption for solution E running at 250 MHz.
Power source Power (W)
PL 2.03
Auxiliary circuit 1.20
DDR3 domain 0.98
Board power net 0.17
Board components 0.21
Processor logic 0.45
Processor I/O 0.16
Total power 5.20
In previous works, a general-purpose power meter was used to measure the power consumption in an
FPGA. However, this method of measuring power takes into account the power consumed by the power adapter,
on-board DC voltage regulators, and also the FPGA circuitry. Hence, we cannot observe and investigate the
power consumption of modules such as the DDR, processing system (PS), and PL separately [20]. For this
reason, we utilize the dedicated PMBus controller [20] in the ZYNQ ZC706 FPGA board to obtain more
accurate measurement of the run-time power and energy consumption. Via the PMBus controller, we can
monitor the power utilization of each module on the FPGA board.
From Figure 8, it is observed that the run-time power consumption in our FPGA accelerator is almost
directly proportional to the operating frequency, as required by Eq. (9). Figure 8 also shows that higher
values of the CTC ratio, which correspond to enlarging the size of the hardware design, result in higher power
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Figure 8. Runtime power consumption (in PL). Figure 9. An example of run-time power measurement in
PL using PMBus.
consumption. Resource utilization of each solution is reported in Table 4, which indicates that as we increase
the intensity (CTC) of the algorithm, the BRAM, LUT, and FF utilization will also increase.
Table 4. Resource utilization of dierent solutions.
DSP BRAM LUT FF
Available 900 1090 218K 437K
Solution A 24% 23% 34% 14%
Solution B 36% 17% 35% 14%
Solution C 71% 14% 38% 17%
Solution D 71% 13% 39% 17%
Solution E 71% 14% 39% 17%
Solution F 73% 17% 44% 22%
Solution G 73% 22% 48% 28%
Figure 10 indicates that higher frequency can lead to better energy eciency, which complies with RTH.
From Figure 10, by choosing solution E over G (which was chosen earlier), we save 18% of energy utilization
with the trade-o having less than 2% reduction in throughput performance. Consequently, solution E, with
the unrolling factors of Tm = 32 and Tn = 4, is our optimal solution that exhibits the best energy eciency.
7. Benchmarking
In general, a comprehensive comparison with previous works is not possible due to dierent FPGA platforms
employed. Since the recent trend in high-performance computing is towards system-on-chip (SoC) implemen-
tation, the proposed CNN accelerator is implemented on the ZYNQ ZC706 FPGA SoC platform. For fair
comparison then, we benchmark our design against previous work that implemented a CNN in a SoC platform,
a design environment having a processor and dedicated hardware logic that is fabricated all on the same tech-
nology, 28-nm CMOS. The same test application, i.e. object classication with the ImageNet database [6], is
applied in all these benchmarking cases.
Table 5 gives the result of the benchmarking. As shown in this table, the proposed CNN accelerator
outperforms previous works in terms of energy eciency (GFLOPS/W). The work by Zhang et al. [15] achieved
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Figure 10. Energy eciency.
the highest throughput at the expense of resource utilization (they used 7 FPGA boards). However, their design
has lower energy eciency due to the unavoidable board-to-board communication overhead and also energy loss
from the extra FPGA board that was only used as a master to control other FPGAs. The accelerator in [13]
spent a considerable amount of dynamic power on employing a softcore processor since the FPGA board was
not equipped with the hardcore PS. In the case of the design in [18], the FPGA is connected to the PC and
uses the host CPU as a main processor. However, the power analysis did not consider the power consumption
of the host CPU.
Our accelerator can run at a higher frequency compared to others due to the optimized bandwidth
utilization found in this work. Applying the RTH strategy and working out the throughput-energy trade-os
results in attaining an energy eciency of 10.02 (GFLOPS/W) for the proposed CNN accelerator.
8. Conclusions
The following conclusions can be drawn from this study: rst, based on our extended Rooine model, in
designing an FPGA accelerator we have to consider another restrictive element in our analytical performance
estimation, which is the frequency wall. Operating frequency can aect two other limiting factors, namely
bandwidth utilization and computational roof. Second, we show that in today's FPGA platforms the RTH
strategy can be considered as a high-level technique to improve the energy eciency of a design. To achieve
higher energy eciency based on this methodology, the throughput of the circuit has more priority over the
resource utilization of the design. If we do not use the available resources then they incur a penalty on energy
utilization since these unused logics also consume a considerable amount of static power. The third major
nding in our CNN accelerator architecture is that the degree of parallelism in the innermost loops of the CNN
algorithm (unrolling factors Tm and Tn in this work) plays a very important role in the determination of
throughput, BW utilization, and also the energy eciency of our design, and therefore should be considered
carefully.
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